

Application No. 09/836,777
Filed: April 17, 2001
TC Art Unit: 2664
Confirmation No.: 6860

AMENDMENTS TO THE SPECIFICATION

Please amend the ABSTRACT of the disclosure on page 33, lines 2-19, as follows:

A SONET multiplexed system architecture that permits greater levels of integration. The ~~system~~ architecture includes a time slot interchanger for routing information from at least one SONET input signal path associated with a respective first time slot to at least one SONET output signal path associated with a respective second time slot. Each ~~SONET~~ input signal path includes a pointer interpreter, and each ~~SONET~~ output signal path includes a FIFO buffer serially coupled to a pointer generator. The ~~system~~ architecture further includes a synchronization buffer ~~included in the each SONET input signal path and configured to transfer for~~ transferring the input signal to the clock rate of the time slot interchanger. The ~~system~~ architecture permits greater levels of integration when the time slot interchanger has more inputs than outputs, and/or the time slot interchanger provides the output signal to a pointer processor to transfer the output signal to the clock rate of the ~~SONET~~ output signal path.